



TECHNICAL INFORMATION

LICA (LOW INDUCTANCE CAPACITOR ARRAY) FLIP-CHIP APPLICATION NOTES

by Jeff Cantebery

AVX Corporation

LICA (LOW INDUCTANCE CAPACITOR ARRAY) FLIP-CHIP APPLICATION NOTES

Introduction

The rapid changes occurring in the semiconductor industry are requiring new performance criteria of their supporting components. One of these components is the decoupling capacitor used in almost every circuit design. As the integrated circuits have become faster and denser, the application design considerations have created a need to redefine the capacitor parameters and its performance in high-speed environments. Faster edge rates; larger currents, denser boards and spiraling costs have all served to focus upon the need for better and more efficient decoupling techniques.

Background

A capacitor is an electrical device consisting of two metal conductors isolated by a nonconducting material capable of storing electrical charge for release at a controlled rate and at a specified time. Its usefulness is determined by its ability to store electrical energy.

An equivalent circuit for capacitors is shown in Figure 1. This equivalent circuit of three series impedance's can be represented by one lumped impedance, which is used as a measure of capacitance. In other words, the amount of coulombs stored is not measured; what is measured is the lumped impedance and from this value an equivalent capacitance value is calculated.



Figure 1
Equivalent Series Model for a Ceramic Capacitor

Thus capacitance as measured is actually a combination of the capacitive reactance, the inductive reactance and the equivalent series resistance.

As shown in Figure 2, all three of these series impedance vary differently with frequency. Since all three vary at different rates with frequency the capacitance calculated from the resultant impedance is made up of different components at different frequencies. This can be seen by increasing the lead length of a capacitor while it is being measured at 1 MHz on an equivalent series capacitance bridge and watching the capacitance increase. Increased inductance actually increases the capacitance value read by the capacitance bridge.

The major components of a typical impedance curve vs. frequency are shown in Figure 3. Below resonance, the major component is capacitive reactance, at resonance it is equivalent series resistance and above resonance it is inductive reactance. In decoupling

speed transient noise, which is above its resonance point, an area where inductive reactance is the major impedance component. In these applications it is desirable to maintain as low inductance or total impedance as possible. For effective and economical designs it is important to define the performance of the capacitor under the circuit condition in which it will be used.




Figure 2




Figure 3 Typical Impedance and Phase curves for LICA® 200nF Capacitor

Decoupling

Decoupling is a means of overcoming the physical and time constraints found in a Power Distributions System (PDS) of a digital circuit. Simply put, decoupling reduces switching noise in the PDS. In a digital environment, the switching integrated circuits, power supplies and regulators mainly generate this noise, which can be thought of as voltage ripple in the PDS

Using decoupling capacitors is one of the most common, efficient and relatively inexpensive ways to achieve better signal integrity by reducing voltage ripple. The decoupling capacitor acts as a reservoir of energy located near the point of requirement.

As shown earlier in Figure 1 a capacitor can be modeled as a simple series RLC circuit. Mathematically, the impedance of this model is given as

$$|Z| := \sqrt{ESR^2 + \left(\omega ESL - \frac{1}{\omega C}\right)^2} \quad [2]$$

where $\omega = 2\pi f$.

The Equivalent Series Resistance (ESR) and Equivalent Series Inductance (ESL) are the parasitic's of a real capacitor. This impedance, when plotted with frequency gives the graph the “V” shape shown earlier in figure 3.

The left side of the “V” is the Capacitive Reactance portion of the impedance curve and is given as

$$X_c := \frac{1}{\omega C} \quad [3]$$

The right side of the “V” is the Inductive Reactance portion of the impedance curve and is given as

$$X_l := \omega \cdot ESL \quad [4]$$

The frequency where these two reactances are equal and cancel each other (at the bottom of the “v”) is the Resonant Frequency of the capacitor and is given as

$$f_{res} := 2\pi \left(\frac{1}{\sqrt{ESL \cdot C}} \right) \quad [5]$$

In the early days of electronics, the inductive portion of the impedance, that due to the parasitic inductance of the capacitors, did not play a major role in decoupling applications. As speeds have increased, the operating frequencies are now well into the inductive portion of the frequency range. One can visualize this inductive behavior of the capacitor as a physical constraint that reduces the capacitor's capability to deliver the quick burst of energy to the switching IC.

Now, let's quantitatively examine the effects of ESL on digital PDS. The voltage and inductance is related by the following equations:

$$V = ESL \frac{dI}{dt}$$

[6]

$$V = ESL * \frac{dI}{dt}$$

[7]

$$V = ESL \frac{dI}{dt}$$

[8]

Equation [6] shows that a change in the current, I , will cause a voltage drop, V , in the circuit. In a digital circuit, current is drawn whenever a transistor is switched, resulting in a concurrent voltage drop. This voltage drop will ripple through the circuit resulting in possible errors. To reduce the possibility for errors at high frequencies it is critical to use decoupling capacitors with the *lowest* ESL possible. This is clear from equation [8], which shows a *reduction* in ESL results in a *reduction* in V or ripple.

Up to this point, the effect of ESL on the PDS has been shown, but what about ESR? In order to effectively decouple a PDS, it is necessary to use capacitors with the lowest ESR possible. For example, examine the effects of ESR at *lower frequency* regime. To explain this real parasitic ESR term, add Ohm's law to the voltage drop across an ideal capacitor. The equation with the parasitic ESR is shown [9].

$$V := \frac{I}{\omega C} + I \cdot ESR$$

[9]

This equation shows the ESR term does not allow the voltage drop, V , to go away even if one increases the capacitance to infinity. In the real world one must *increase capacitance* and *decrease ESR* in order to decrease the ripple noise across a *broad* spectrum in the PDS.

High Frequency Decoupling

It should also be noted Equation [9] states, at higher frequencies; higher capacitance does little to reduce the voltage drop. Instead at higher frequencies decoupling is more effective with reduced inductance than with higher capacitance. The maximum amount of inductance allowed to minimize the ripple voltage is given by:

$$L := V \cdot \frac{dt}{dI}$$

[10]

Where dt is the fastest rise time of a transient current. For example suppose there is a 20 amp current transient with a rise time of 1nSec, and the PDS must remain within 5% of a 1.8V power supply. The amount of inductance allowed is estimated to be:

$$L=1.8V*0.05*(1nSec/20A)=4.5pH \quad [11]$$

Given this is a mounted inductance (hence the ESL of the capacitor must be below 4.5pH); it is difficult to find an acceptable surface mount capacitor. The designer would achieve this inductance and the target impedance by first choosing a capacitor with the lowest inductance. (The capacitance of the chosen component should not play a major role in decoupling at the higher frequencies, but one should seek the highest possible value for a given low ESL since it will lower the impedance over a broader frequency range.) A sufficient quantity of the low inductance capacitors should be placed in parallel. This requires more real estate on the board, something that is generally limited on today's designs. Thus, it is critical to use capacitors with very low inductance to reduce quantity, board space and cost.

Mounted Inductance

So far we have only investigated the inductance of the component itself. In real world applications this is only a portion of the overall inductance impacting the PDS performance. The inductance associated with traces connecting a decoupling capacitor to the power rails is often significantly higher than the parasitic inductance of the capacitor itself. As a general rule, 10nH/in trace inductance can be used to measure this inductance.

For today's high frequency decoupling applications it is crucial to minimize the loop inductance. One method (besides using low inductance capacitors) is the use of via-in-pad technology and locating them as close to the capacitor as possible. Figure (4) illustrates this.




Figure 4
Inductance Developed in Current Loops

With optimum pad design, the dominate factor in mounted inductance is the height of the via and connection to the capacitor. Given this, the most obvious method for keeping

inductance low is locating the ground and power plane as close to the capacitor mounting surface as possible and keeping the associated traces to a minimum.

Low Inductance Chip Arrays (LICA®)

AVX was able to design a capacitor to meet the high frequency decoupling requirements of today's high-speed circuits. The result of this effort is the family of Low Inductance Chip Arrays (LICA) capacitors. LICA uses alternative current paths minimizing the mutual inductance factor of the electrodes (Figure 5). As shown in figure 6, the charging current flowing out of the positive plate returns in the opposite direction along adjacent negative plates. This minimizes the mutual inductance.

The very low inductance of the LICA capacitor stems from the short aspect ratio of the electrodes, the arrangement of the tabs so as to cancel inductance, and the vertical aspect of the electrodes to the mounting surface.

Also the effective current path length is minimized because the current does not have to travel the entire length of both electrodes to complete the circuit. This reduces the self-inductance of the electrodes. The self-inductance is also minimized by the fact that the charging current is supplied by both sets of terminals reducing the path length even further.

The inductance of this arrangement is less than 45 pH, causing the self-resonance to be above 50MHz for the same popular 100 nF capacitance. As stated earlier the inductance of the component is just one half of the total inductance equation. When a capacitor is mounted on a board, lead lengths and board lines are other major sources of inductance. This inductance must be minimized to obtain good decoupling performance.




Figure 5. Net inductance from design.

In the standard Multilayer capacitor shown on the left, the charge currents entering and leaving the capacitor create complementary flux fields, so the net inductance is greater.

On the right however, if the design permits the currents to be opposed, there is a net cancellation and inductance is lower.




Figure 6. LICA's Electrode/Termination Construction
 The current path is minimized – this reduces self-inductance. Current flowing out of the positive plate, returns in the opposite direction along the adjacent negative plate- This reduces the mutual inductance

To lower mounted inductance LICA® utilizes flip-chip technology. Figure 7 shows a cross section of a bumped chip. The use of this C4 technology allows the designer to minimize loop inductance further by utilizing via-in-pad technology.




Figure 7. Cross Section of LICA® chip

Mounting

The terminations on LICA® devices need to provide interconnections between the part and the substrate that have low resistance and low inductance, as well as adequate mechanical strength. Other factors in the selection of an interconnection technique include interconnect density, reliability, thermal performance, corrosion behavior, re-workability, turnaround, cost and manufacturing capability.

Controlled collapse chip connections (C4) is the most popular scheme used with the LICA® family. Developed in the early 1960's C4 has a long history of providing reliable, low inductance terminations using the minimum of real estate. The process AVX follows to bump a LICA® part begins by depositing several layers of metals onto the ceramic surface. These metals form an interconnection between the ceramic part and the solder ball but also serve to limit the spread of the solder on the surface of the chip, hence it is referred to as the ball limiting metallurgy (BLM). The final deposited layer is a lead-tin solder that is evaporated onto the BLM. The deposited solder is then reflowed at 380° C in a reducing atmosphere.

Recommended AVX Profile for mounting LICA (In BTU using 5% Hydrogen)




Figure 8 – Typical Reflow Profile for LICA® Capacitor

Turning the part upside down, aligning it with the use of split optics and joining it to the mating surface makes the interconnection between the part and substrate. The use of tack flux keeps the part in place. Finally the assembly is placed into a reflow oven where the final electrical connections are made. An added advantage to C4 technology is the ability to self-align a part that is placed off center as long as the balls are placed on the pads of the substrate. AVX offers the LICA® family of capacitors with or without C4 solder balls to meet your processing needs.

The reliability of C4 mounting can be further enhanced with the use of standard flip chip underfills. The use of underfill eliminates any solder ball stresses caused by different CTE's of joined materials. As always, consult with the underfill manufacturer for any process notes. An additional process note is to limit the meniscus from being more than $\frac{1}{2}$ the height of the LICA® capacitor. This can be a problem since the capacitor is quite often located very close to other components.




Figure 9

Summary

With the increase in circuit speeds and the concurrent continued miniaturization of circuitry a very different ceramic capacitor is demanded. The LICA® capacitor fills the void with a device that has very low mounted inductance and is efficiently designed to use little space. Unlike many other new components LICA® comes with many years of experience and a demonstrated history of manufacturing and reliability.

Typical Properties for LICA® family of Capacitors

Characteristic

Ceramic Only

With Platinum
Electrodes

AGEING		1.3%/DECADE @ 25°C
Thermal Conductivity	4.5 watts/meter °K	
Heat Capacity	600 Joules/Kg	
Specific Heat	0.143 cal./gm	
Density	6.4 g/cc	
Thermal Diffusivity	0.009 cm ² /sec	
K1C Fracture Toughness	0.9 Mpa m	0.5 Mpa m
Young's Modulus	140 Gpa	
Fracture Strength	110 Mpa	
Thermal Coefficient Of Expansion	8.5ppm/°C (25°-125°C) 10.7ppm/°C (25°-385°C)	
Poisson's Ratio	.25-.33	
Vickers Hardness		750 Kg/mm ²
Dielectric Constant		5,500 (no bias, 25°) 8,000 (no bias, 55°C)
Rated Field Strength		6 v/micron, 150 v/mil
DF		13% Max @ 25°C
Maximum Pick & Place Forces		4.5 Newton's – Static 7.0 Newton's – Dynamic
DC Resistance		0.2 Ω
IR (Minimum @ 25°C)		2.0 Megaohms
Dielectric Breakdown, Min		500 Volts
Inductance (Design Dependent)		15 to 120 Pico-Henries
Frequency of operation		DC to 5 Gigahertz
Ambient Temp Range		-55° to 125° C

APPLICATION NOTES

Storage

Good solderability is maintained for at least twenty-four months provided the components are stored in their “as received” packaging at less than 40°C and as dry as possible (not to exceed 70% RH).

Handling

LICA® ceramic capacitors should be handled with care to avoid damage or contamination from perspiration and skin oils. The use of tweezers and vacuum pick-ups is strongly recommended for individual components. Tape and reeled components provides the ideal medium for direct presentation to the placement machine. Any mechanical shock should be minimized during handling.

Preheat

It is important to avoid the possibility of thermal shock during soldering and carefully controlled preheat is therefore required. The rate of preheat should not exceed 4°C/second and a target figure of 2°C/sec is recommended.

Cooling

Natural cooling in air is preferred, as this minimized stresses within the soldered joint. When forced air-cooling is used, cooling rate should not exceed 4°C/second. Quenching is not recommended but if used, maximum temperature differentials should be observed according to the preheat conditions above.

Cleaning

Flux residues may be hygroscopic or acidic and must be removed. LICA® capacitors are acceptable for use with all of the solvents described in specifications MIL-STD-202 and EIA-RS-198. Alcohol based solvents are acceptable and properly controlled water cleaning systems are also acceptable. Many other solvents have been proven successful, and most solvents that are acceptable to other components on circuit assemblies are equally acceptable for use with ceramic capacitors.

PCB Board Design

To avoid many of the handling problems, AVX recommends that LICA® capacitors be located at least 0.2” away from the nearest edge of board. If this is not possible, AVX recommends that the panel be routed along the cut line, adjacent to where the capacitor is located.

Low Inductance Capacitors

LICA® (Low Inductance Decoupling Capacitor Arrays)



LICA® arrays utilize up to four separate capacitor sections in one ceramic body (see Configurations and Capacitance Options). These designs exhibit a number of technical advancements:

Low Inductance features—

- Low resistance platinum electrodes in a low aspect ratio pattern
- Double electrode pickup and perpendicular current paths
- C4 “flip-chip” technology for minimal interconnect inductance


HOW TO ORDER

LICA	3	T	183	M	3	F	C	4	A	A
Style & Size	Voltage 25V = 3 50V = 5	Dielectric T = T55T S = High K T55T	Cap/Section (EIA Code) 102 = 1000 pF 103 = 10 nF 104 = 100 nF	Capacitance Tolerance M = ±20% P = GMV	Height Code 1 = 0.875mm 3 = 0.650mm 5 = 1.100mm 7 = 1.600mm	Termination F = C4 Solder Balls- 97Pb/3Sn P = Cr-Cu-Au N = Cr-Ni-Au X = None	Reel Packaging M = 7" Reel R = 13" Reel 6 = 2"x2" Waffle Pack 8 = 2"x2" Black Waffle Pack 7 = 2"x2" Waffle Pack w/ termination facing up A = 2"x2" Black Waffle Pack w/ termination facing up C = 4"x4" Waffle Pack w/ clear lid	# of Caps/Part 1 = one 2 = two 4 = four	Inspection Code A = Standard B = Established Reliability Testing	Code Face A = Bar B = No Bar C = Dot, S55S Dielectrics

TABLE 1

Typical Parameters	T55T	Units
Capacitance, 25°C	Co	Nanofarads
Capacitance, 55°C	1.4 x Co	Nanofarads
Capacitance, 85°C	Co	Nanofarads
Dissipation Factor 25°	12	Percent
DC Resistance	0.2	Ohms
IR (Minimum @25°)	2.0	Megaohms
Dielectric Breakdown, Min	500	Volts
Thermal Coefficient of Expansion	8.5	ppm/°C 25-100°
Inductance: (Design Dependent)	15 to 120	Pico-Henries
Frequency of Operation	DC to 5 Gigahertz	
Ambient Temp Range	-55° to 125°C	

C4 AND PAD DIMENSIONS



Code (Body Height)	Width (W)	Length (L)	Height Body (H _b)
1	1.600mm	1.850mm	0.875mm
3	1.600mm	1.850mm	0.650mm
5	1.600mm	1.850mm	1.100mm
7	1.600mm	1.850mm	1.600mm

TERMINATION OPTIONS

C4 SOLDER (97% Pb/3% Sn) BALLS



TERMINATION OPTION P OR N




Low Inductance Capacitors




LICA® (Low Inductance Decoupling Capacitor Arrays)

LICA® TYPICAL PERFORMANCE CURVES



Effect of Bias Voltage and Temperature on a 130 nF LICA® (T55T)




Impedance vs. Frequency


LICA VALID PART NUMBER LIST

Part Number	Voltage	Thickness (mm)	Capacitors per Package
LICA3T183M3FC4AA	25	0.650	4
LICA3T143P3FC4AA	25	0.650	4
LICA3T134M1FC1AA	25	0.875	1
LICA3T104P1FC1AA	25	0.875	1
LICA3T253M1FC4AA	25	0.875	4
LICA3T203P1FC4AA	25	0.875	4
LICA3T204M5FC1AA	25	1.100	1
LICA3T164P5FC1AA	25	1.100	1
LICA3T304M7FC1AB	25	1.600	1
LICA3T244P7FC1AB	25	1.600	1
LICA5T802M1FC4AB	50	0.875	4
LICA5T602P1FC4AB	50	0.875	4
Extended Range			
LICA3T104M3FC1A	25	0.650	1
LICA3T803P3FC1A	25	0.650	1
LICA3T503M3FC2A	25	0.650	2
LICA3T403P3FC2A	25	0.650	2
LICA3S213M3FC4A	25	0.650	4

CONFIGURATION



WAFFLE PACK OPTIONS FOR LICA®



Note: Standard configuration is Termination side down

LICA® PACKAGING SCHEME "M" AND "R"

8mm conductive plastic tape on reel:
 "M"=7" reel max. qty. 3,000, "R"=13" reel max. qty. 8,000

